Jozef Lawrynowicz b7dcc42dfd MSP430: Fix simulator execution of RRUX instruction ... The MSP430X RRUX instruction (unsigned right shift) is synthesized as the RRC (rotate right through carry) instruction, but with the ZC (zero carry) bit of the opcode extention word set. Ensure the carry flag is ignored when the ZC bit is set. sim/msp430/ChangeLog: 2020-01-22 Jozef Lawrynowicz <jozef.l@mittosystems.com> * msp430-sim.c (msp430_step_once): Ignore the carry flag when executing an RRC instruction, if the ZC bit of the extension word is set. sim/testsuite/sim/msp430/ChangeLog: 2020-01-22 Jozef Lawrynowicz <jozef.l@mittosystems.com> * rrux.s: New test.		2020-01-22 21:52:29 +00:00
..
aarch64	Fix ldn/stn multiple instructions. Fix testcases with unaligned data.	2017-04-22 16:36:01 -07:00
arm
avr
bfin
cr16
cris	Update copyright year range in all GDB files.	2020-01-01 10:20:53 +04:00
fr30
frv
ft32
h8300
iq2000
lm32
m32c	Update copyright year range in all GDB files.	2020-01-01 10:20:53 +04:00
m32r
m68hc11
mcore
microblaze
mips	Update copyright year range in all GDB files.	2020-01-01 10:20:53 +04:00
mn10300
moxie
msp430	MSP430: Fix simulator execution of RRUX instruction	2020-01-22 21:52:29 +00:00
or1k	Update copyright year range in all GDB files.	2020-01-01 10:20:53 +04:00
pru	Update copyright year range in all GDB files.	2020-01-01 10:20:53 +04:00
sh
sh64
v850